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Abstract—The use of four-level pulse-amplitude modulation
(PAM-4) has emerged as a solution to increase the serial rate in
short-range optical links, offering twice the data throughput but
requiring similar bandwidth as on–off keying. However, the re-
ceiver design should take into account the increased susceptibility
of PAM-4 to noise, intersymbol interference, and nonlinearity. This
papers explores these challenges, and details the design of a tran-
simpedance amplifier (TIA) for 64-Gb/s PAM-4 optical links. The
TIA was implemented in 0.13-µm SiGe BiCMOS, and has a power
consumption of 180 mW. It contains a digital gain controller, which
allows switching between four gain modes, to tradeoff sensitivity
against linearity. Bit error rate (BER) measurements show that
the dynamic range is significantly extended: Optical modulation
amplitudes between − 7 dBm and at least − 0.2 dBm yield a BER
lower than 10−3 .
Index Terms—BiCMOS integrated circuits, optical receivers, op-
tical fiber communication, pulse amplitude modulation.
I. INTRODUCTION
THE increasing popularity of multimedia applications suchas high definition TV, video on demand, and cloud com-
puting drives an explosive growth in bandwidth requirements
in datacenters. In order to meet these requirements, the IEEE
has set up a task force aiming to define a 400 Gb/s Ethernet
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specification. One of the solutions proposed by this task force
entails 8 wavelength-multiplexed streams of 50 Gb/s PAM-4
signals over single-mode fiber [1]. By migrating from on-off
keying (OOK), which is the traditional modulation format for
these applications, to PAM-4, twice the data throughput can be
achieved for a similar bandwidth.
This proposal has spurred research on various aspects of
PAM-4 optical links supporting a similar serial data rate. The
feasibility of using low-cost modulators or directly modulated
lasers in such a scenario was experimentally demonstrated in
[2]–[4]. PAM-4 drivers were presented in [5], [6], capable
of 56 Gb/s and 40 Gb/s transmission, respectively. Further-
more, recently developed integrated circuits, performing for-
ward error correction (FEC), feed-forward equalization (FFE)
and decision-feedback equalization (DFE), allow complex real-
time link experiments [7]–[10].
The use of PAM-4 presents several new challenges to the
design of the receiver, in particular the TIA. More specifically,
PAM-4 is more susceptible to noise, ISI, and receiver nonlinear-
ities. Nevertheless, only few publications detail the design [11],
[12] and experimental verification [13], [14] of a TIA in this
context.
In [15], we reported on a TIA for 64 Gb/s PAM-4 optical
links. The TIA was manufactured in 0.13 µm BiCMOS and,
by switching between four gain modes, allows an increased dy-
namic range. The present paper is an invited extension of our
work presented [15]. In Section II, we investigate in more detail
the challenges associated with the use of PAM-4, and quan-
tify the related penalties. Subsequently, Section III explores the
design of the TIA in great depth, and discusses how the afore-
mentioned challenges were addressed. The experimental setup
and results are presented in Sections IV, and V, respectively.
Section VI is devoted to the conclusions.
II. PAM-4 CHALLENGES
This section explores the three aforementioned challenges
w.r.t. the design of the TIA resulting from the use of PAM-4,
and quantifies the associated penalties.
Let us initially assume that the system, comprised of the
transmitter, channel, photodiode, and TIA, is linear. The out-
put voltage v(t) of the TIA is sampled at the symbol rate 1/T ,
0733-8724 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information.
196 JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 36, NO. 2, JANUARY 15, 2018
Fig. 1. OOK and PAM-4 input levels (a) and equivalent discrete-time linear
receiver model (b).
resulting in vk = v(kT + ), to be used for symbol-by-symbol
detection. Furthermore, we will assume that only the TIA in-
troduces significant bandwidth effects and noise, such that the
signal levels pk of the optical power incident to the photodiode




{−A,−A/3, A/3, A} PAM-4 (1b)
As illustrated in Fig. 1(a), the OOK and PAM-4 constella-
tions yield the same maximum magnitude A; the corresponding
power swing or OMA equals 2A. Note that the actual incident
power values corresponding to the input levels pk must be pos-
itive; they are obtained by adding to pk a suitable dc power
which, however, does not impact the subsequent discussion. We
will consider PAM-4 with Gray mapping, i.e., the bit labels cor-
responding to adjacent symbol levels differ in only one bit [16].
As shown in Fig. 1(b), the receiver is characterized by a photo
diode with responsivity R and TIA with transimpedance im-
pulse response (. . . , h−1 , h0 , h1 , . . . ) and input-referred white
noise (in)k with rms value irmsn . The output voltage sample vk
can be expressed as













where (vn)k is the noise at the TIA output, with rms value vrmsn =






0 . (2) discerns the useful, ISI,
and noise terms contributing to vk . Note that η ≥ 1, where
equality holds when ISI is absent.
A. Level Spacing and ISI Penalty
The effect of ISI and the reduced level spacing of PAM-
4 on the BER is quantified using (1) and (2). First, let
κ =
∑
m =0 |hm/h0 | denote the relative peak ISI magnitude.
From (1) it follows that, regardless of modulation format,
|pk | ≤ A = OMA/2, such that the worst-case ISI contribution
in (2) equals ±Δ/2, with Δ = R · OMA · h0 · κ. Fig. 2 illus-
trates the resulting eye diagram for both OOK and PAM-4 mod-
ulation formats. At the decision instant, ISI bands are observed
with height Δ for both modulation formats, reducing the vertical
Fig. 2. Illustrative eye diagrams for (a) OOK and (b) PAM-4 with decision
instant and decision threshold(s), as well as vertical eye opening(s) d and ISI
band height(s) Δ annotated.
Fig. 3. Optical power penalty of PAM-4 compared to OOK without ISI (κ =
0) and with ISI (κ = 0.15).
eye opening d, which equals
d =
{
R · OMA · h0 · (1− κ) OOK (3a)
R·OMA
3 · h0 · (1− 3κ) PAM-4 (3b)
Note that, in the absence of ISI (κ = 0), the PAM-4 vertical
eye opening (3b) is only one third of the OOK opening (3a). Fur-
thermore, in the presence of ISI, the relative eye height reduction
due to ISI is three times as large for PAM-4 as for OOK.
The effect of ISI on the BER can be approximated by assum-
ing that the ISI term from (2) is uniformly distributed between
±Δ/2. Taking the decision thresholds at the midpoint(s) of the























Fig. 3 shows the optical power penalty of PAM-4 compared to
OOK as a function of the operating BER, for the cases without
and with ISI. In the absence of ISI (κ = 0), (4) reduces to the
familiar BER expressions from [16], which show an optical
power penalty of about 4.8 dB when comparing PAM-4 to OOK
at very low BER; this reflects the ratio of their respective eye
openings. This asymptotic penalty is also indicated in Fig. 3. In
the presence of ISI, the penalty is considerably larger.
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Fig. 4. Illustrative nonlinear TIA input-output characteristic (a) and resulting
eye diagram (b).
Fig. 5. TIA block diagram and die micrograph. (a) block diagram (b) die
micrograph.
B. Nonlinearity Penalty
With increasing input power, our previous assumption of lin-
earity becomes less valid. Fig. 4(a) shows a typical receiver
nonlinear input-output characteristic, which saturates for input
amplitudes exceeding B. Consider the signal levels at the in-
put of the receiver from (1b) and assume that A/3 < B < A,
as shown in Fig. 4(a). The resulting output eye diagram (ig-
noring ISI) is displayed in Fig. 4(b). Because of the nonlinear
characteristic, the vertical outer eye openings d1 and d3 are
smaller than the vertical inner eye opening d2 . Further increas-
ing A would reduce the outer eye opening and, therefore, de-
teriorate the associated BER. This contrasts the linear behavior
where the BER improves with increasing input level, as follows
from (4b).
Assuming the maximum output swing is fixed, the input-
referred linear range (−B,B) is inversely proportional to the
receiver gain. Hence, the nonlinearity penalty can be avoided for
a large range of OMAs by appropriately adjusting the receiver
gain, such that the output swing is kept at a reasonable level
within the linear region.
III. TRANSIMPEDANCE AMPLIFIER ARCHITECTURE
Fig. 5(a) shows a simplified block diagram of the TIA, which
was based on the circuit presented in [13], [17]. The datapath
consists of a single-ended TIA input stage, followed by a dif-
ferential main amplifier and output stage. The balancing error
integrator closes a feedback loop which removes the dc-offset
between both output terminals by adjusting the dc-voltage at the
inverting input of the main amplifier.
The transimpedance gain of the input stage and voltage gain
of the main amplifier and output stage can be digitally mod-
ified using the built-in controller, in order to keep the output
signal swing and associated linearity at a reasonable level for
varying optical input powers. This approach yields a number
of discrete gain modes, rather than a continuous range of sup-
ported gains, as offered by conventional analog gain control.
For a given optical input power, the gain of each stage should
be appropriately selected in order to minimize the penalty due
to nonlinearity. Moreover, changing the transimpedance gain of
the input stage modifies its dynamics, which is counteracted
by means of an additional control element, as to be explained
later on. Clearly, controlling these elements in a purely analog
fashion is an arduous task, given the intricate relation between
the circuit elements. The selected approach, however, employs
digital control and incorporates a look-up table such that the
gain and dynamics of each stage can be shaped to obtain the de-
sired response [18]. The disadvantage of the employed discrete
control is that, by its very nature, it cannot adjust the control
elements by an infinitesimal amount. As such, a fixed output
swing cannot be maintained for a varying input powers. Rather,
the output swing can be kept within a finite range, dictated by
the resolution of the control elements. Furthermore, the jump
in the TIA output signal when switching occurs might cause a
temporary disturbance to a clock-and-data recovery circuit after
the TIA. Thus, gain control is to occur when the BER is not crit-
ical (e.g., during initialization, during a preamble), after which
the input power is assumed to be relatively constant.
The TIA runs off a 2.5 V supply and draws 157 mW to
180 mW, depending on the selected input stage bias cur-
rent. A die, containing two identical TIAs, was manufac-
tured in a 0.13 µm SiGe BiCMOS process and is shown in
Fig. 5(b). Each TIA occupies 1500 µm × 890 µm and was
wirebonded to a PIN photodiode [19] with a responsivity of
R = 0.6 A/W.
A. Transimpedance Input Stage
Fig. 6(a) shows a simplified small-signal equivalent circuit
of a typical shunt-feedback TIA input stage [20] with a dc
transimpedance gain of approximately RF . On one hand, RF
should be sufficiently large in order to reduce the contributions
to the input-referred noise irmsn , originating from both RF itself
and subsequent stages; on the other hand, RF should not be too
large, taking into account the limited output voltage swing of
the input stage. Hence, RF should be adjustable, such that it can
be set according to the OMA.
We have opted to implement RF as the parallel connection
of 32 n-channel metal-oxide semiconductor (nMOS) transis-
tors, biased in the linear region. As such, RF can be con-
trolled digitally by selectively enabling individual transistors:
RF ≈ 800Ω/N with N = 1, . . . , 32.
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Fig. 6. Simplified small-signal equivalent circuit of (a) a shunt-feedback TIA
and (b) an active-feedback TIA and (c) an active-feedback TIA with dc pho-
tocurrent sink.
This implementation, however, leads to significant parasitic
capacitances CS on both sides of RF . As illustrated in Fig. 6(a),
this will increase the capacitance at the critical input node to
CI + CS , which will impact the bandwidth. However, by plac-
ing a current buffer between feedback resistor RF and the input
node, as shown in Fig. 6(b), CS no longer loads the input node.
Moreover, it is effectively shorted by the low input impedance
of the current buffer, nullifying its effect. The resulting topology
is called an active-feedback TIA [20].
Considering the limited output voltage swing of the forward
amplifier, the quiescent output voltage should be judiciously
selected, independent of dc photocurrent, in order to maximize
the output voltage swing. This is accomplished by modifying
the circuit according to Fig. 6(c), an integrating loop sets to
zero the contribution of the dc photocurrent to vo . This loop is
dimensioned such that the signal frequencies are not affected;
for these frequencies Fig. 6(c) simply reduces to Fig. 6(b).
Assuming that A(s) = A0/(1 + sτ), it follows from Fig. 6(b)
that the transimpedance gain ZT (s) for the signal frequencies
Fig. 7. Schematic of the active-feedback transimpedance input stage.
TABLE I
COMPONENT VALUES OF THE ACTIVE-FEEDBACK TRANSIMPEDANCE
INPUT STAGE
is given by










The parameters ω0 and Q should be selected in order to limit
the amount of ISI and noise. In order to maintain fixed values of
ω0 and Q for changing RF , we adjust A0 proportional to RF .
Fig. 7 shows the schematic of the active-feedback tran-
simpedance input stage. The corresponding component values
are annotated in Table I, which also shows the emitter length
for each BJT. The emitter width equals 0.27 µm for each BJT.
The forward amplifier consists of a cascoded common-emitter
amplifier formed by Q0 , Q1 and RC , followed by emitter fol-
lower Q2 ; its gain A0 is controlled by means of the adjustable
dc current source IA . The active feedback path is formed by
diode-connected Q3 , RF and cascode Q′3 ; the latter constitutes
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Fig. 8. Simulated noise spectral density at the output of the input stage,
showing an overview of noise contributions due to several subcircuits (a) and a
detail of noise contributions due to the active feedback subcircuit (b), both with
RF = 160 Ω and IA = 9.2 mA.
the current buffer from Fig. 6(b). The integrator controls both
tail current sources such that the dc component of Vo equals dc
bias voltage VB,2 ; as a result no dc current flows through RF .
The dc current source IEF ensures proper biasing of the input
stage for a wide range of photocurrents.
Fig. 8(a) shows the simulated noise spectral density at the
output Vo of the input stage, revealing the contributions of each
of the subcircuits annotated in Fig. 7. These simulation results
were obtained with variable feedback resistor RF set to 160 Ω
and dc current source IA = 9.2 mA. Note that the vast major-
ity of the noise is generated in the forward amplifier; its noise
contribution is dominated by common-emitter BJT Q0 . Using a
similar reasoning as in [17], we have selected a suitable biasing
and sizing for Q0 , minimizing the noise contribution without
compromising the dynamic behavior and linearity. Note from
Table I that this results in a fairly large emitter area for Q0 ; this
is done to reduce the base resistance and the noise voltage it
produces. While the noise contribution of the active feedback
subcircuit is less prominent, it is shown that a significant portion
Fig. 9. Schematic of differential gain stage.
TABLE II
COMPONENT VALUES OF THE DIFFERENTIAL GAIN STAGES AND OUTPUT STAGE
of this contribution is generated by current buffer Q3 , as illus-
trated in Fig. 8(b).
B. Main Amplifier and Output Stage
The main amplifier consists of three fully differential gain
stages. The topology of such a gain stage is discussed at length
in [17] and is illustrated in Fig. 9. The gain is controlled by
adjusting degeneration resistor 2RE , which again is imple-
mented as an nMOS transistor array, biased in the linear re-
gion. The output stage has a structure similar to the gain stage
from Fig. 9, but without emitter followers Q2 and Q′2 , and has
RC = R′C = 50Ω. The corresponding component values for
each stage are annotated in Table II, which also shows the emit-
ter length for each bipolar junction transistor (BJT). The emitter
width equals 0.27 µm for each BJT.
C. TIA Gain Modes
The TIA’s built-in controller allows selecting between four
transimpedance gain modes. These modes are characterized by
the settings indicated in Table III. Going from mode 1 to 4, the
total transimpedance gain is gradually reduced using both the
input stage feedback resistor RF and the combined gain Apost of
the main amplifier and output stage. As such, the input-referred
rms noise will gradually increase from mode 1 to 4, while the
TIA’s linearity will gradually increase. Note that IA is varied
along with RF as explained in Section III-A.
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TABLE III
TIA SETTINGS FOR GAIN MODES 1—4
Fig. 10. 64 Gb/s PAM-4 transmitter eye diagram, measured using a high-
bandwidth photodiode, with symbol levels annotated. Horizontal and vertical
scale is 6.25 ps/div and 5 mV/div.
IV. EXPERIMENTAL SETUP
The transmitter hardware consists of a continuous-wave
1550 nm laser and a ≥ 25 GHz MZM, modulated by an elec-
trical 64 Gb/s PAM-4 signal. This signal is the result of Gray-
mapping a 29 − 1 and is generated using a 64 GSa/s arbitrary
waveform generator. The resulting transmitter eye diagram, as
captured using a broadband photodiode directly connected to
a 63 GHz oscilloscope, is shown in Fig. 10. Note that, due to
the low conversion gain of the directly-connected photodiode,
the signal swing is so small that the eye diagram is deteriorated
due to noise from the oscilloscope itself. It was verified that the
transmitter contribution to the noise and ISI at the output of the
TIA is negligible compared to that of the TIA itself, such that
the assumptions from Section II are met. In order to avoid com-
pression due to the non-linear characteristics of the MZM [21],
the drive voltage swing was limited, yielding a 2.1 dB extinction
ratio, i.e., the ratio between the optical powers corresponding to
the input levels +A and −A from (1b), as indicated on Fig. 10.
At the receiving end, the optical signal is coupled into the photo
diode by means of a manually aligned lensed fiber. The differ-
ential TIA output voltage is then captured at 160 GSa/s using a
63 GHz real-time oscilloscope for the duration of approximately
500× 103 symbol periods. The above procedure was repeated
for varying optical input powers and four transimpedance gain
modes, selected using the TIA’s built-in controller.
Based on the captured waveforms, a number of parameters
and performance indicators were determined offline. Lowpass
interpolation (i.e., the insertion of zeros between the original
samples and subsequent lowpass filtering) was employed to
increase the sample rate of these waveforms by a factor of
32 and 8 for eye diagram generation and BER calculation,
respectively. For the latter, the appropriate decision instants
and decision thresholds were determined, yielding the samples
vk = v(kT + ), after which (i) the BER was obtained after
Fig. 11. Scatter diagram of the signal component, with gain mode 1 and
−10.3 dBm OMA. ISI bands are annotated, along with dtot.
Fig. 12. Measured differential output voltage dtot as a function of OMA for
gain modes 1—4. Operating points corresponding to eye diagrams Fig. 14(a) to
(d) annotated as (a)—(d).
symbol-by-symbol detection and error counting; (ii) the signal
and noise contributions at the decision instants were separated,
exploiting the periodicity of the signal component; (iii) the rms
value vrmsn of the output noise voltage was computed; (iv) the
useful and ISI contributions were identified from the scatter di-
agram of the signal component. Note that, in order to accurately
portray the performance of the TIA itself, no pre-emphasis or
post-equalizer was used, as these would correct the TIA’s fre-
quency response and reduce intersymbol interference.
V. RESULTS AND DISCUSSION
Fig. 11 shows the scatter diagram of the signal component of
the TIA differential output voltage, extracted from a measure-
ment corresponding to gain mode 1 and −10.3 dBm OMA. The
four ISI bands mentioned in Section II-A are easily discerned;
the distance dtot between the centers of the outer ISI bands is
indicated on the figure.
We have determined the distance dtot for various OMAs for
each of the four gain modes. The result is shown in Fig. 12. As
expected, the larger the total transimpedance gain, the smaller
the input-referred linear range. For each gain mode, we have
selected an operating point in the linear range and determined
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TABLE IV
EXTRACTED TIA PARAMETERS FOR GAIN MODES 1—4
Fig. 13. Measured BER versus OMA for 64 Gb/s PAM-4, and calculated BER
(4b) using a simplified model versus OMA.
the corresponding scatter diagram, from which we extracted
the transimpedance impulse response coefficient h0 and relative
peak ISI magnitude κ, defined in Section II-A. From the rms
value vrmsn of the output noise voltage and coefficient h0 , we
computed η · irmsn . These quantities are displayed in Table IV.
Going from mode 1 to mode 4, h0 decreases and irmsn increases.
The decrease of h0 is consistent with the decreasing total gain
indicated in Table III. The increase of irmsn has the following
causes: (i) reducing the (transimpedance) gain of each stage
increases the input-referred noise contributions from subsequent
stages [20]; (ii) reducing RF increases its input-referred noise
contribution. As the current IA is varied along with feedback
resistor RF , the dynamics of the TIA are essentially independent
of the gain mode; consequently, the corresponding relative peak
ISI magnitude κ remains fairly constant. With κ ≈ 0.15 for all
gain modes, the associated power penalties as a function of the
operating BER are readily found in Fig. 3.
Fig. 13 shows the measured BER as a function of OMA for the
considered gain modes. For a given gain mode, two regions can
be identified, corresponding to small OMA (linear TIA opera-
tion) and large OMA (nonlinear TIA operation). For increasing
OMA, the BER in the former and latter region is decreasing and
increasing, respectively, confirming the analysis from Section II.
Hence, for a given gain mode, a range (OMAlow, OMAhigh) can
be identified for which the BER does not exceed the BER limit1
of 10−3 . Going from mode 1 to 4, both OMAlow and OMAhigh
get larger; this behavior follows from the increase of the noise
1We assume that a raw BER of 10−3 is sufficiently small for the FEC in the
eventual application to achieve a suitable system BER.
Fig. 14. Measured 64 Gb/s PAM-4 eye diagrams corresponding to the oper-
ating point yielding minimum BER. Horizontal and vertical scale is 6.25 ps/div
and 100 mV/div for all eye diagrams. (a) mode 1, OMA = −5.2 dBm (b) mode
2, OMA = −3.3 dBm (c) mode 3, OMA = −1.3 dBm (d) mode 4, OMA =
−0.2 dBm
level (OMAlow), indicated in Table IV, and of the input-referred
linear range (OMAhigh), illustrated in Fig. 12. By selecting at
each operating point the appropriate gain mode, the BER limit
is achieved when the OMA is between −7 dBm and (at least)
−0.2 dBm.
Using the extracted TIA parameters from Table IV, the BER
can be calculated according to (4b), which uses a simplified
model as discussed in Section II-A. Fig. 13 compares the cal-
culated BER (4b) with the measured BER for gain modes 1–4.
Clearly, (4b) constitutes an excellent approximation of the mea-
sured BER in the linear region.
For each gain mode, Fig. 14 displays the eye diagram cor-
responding to the operating point yielding the smallest BER,
qualitatively illustrating the satisfactory error performance with
PAM-4 at 64 Gb/s. Note that the operating points corresponding
to each eye diagram is annotated in Fig. 12.
Compared to the 64 Gb/s results from our previous contri-
butions, gain switching significantly improves [13] in terms of
dynamic range and OMA sensitivity (from 0 dBm to −7 dBm),
and the redesigned input stage enhances the sensitivity from [14]
by 1 dB. These advantages come with only a slight increase in
power consumption of 15 mW and 30 mW, compared to [13]
and [14], respectively. Other state-of-the-art publications de-
tailing PAM-4 BER measurements at similar bit rates report a
higher TIA power consumption [9], [22] or mention no power
consumption at all [10]. Real-time 60 Gb/s BER measurements
are presented in [22], achieving BER=10−3 sensitivity at an
average optical input power of −1.3 dBm using a commer-
cial TIA that consumes 1200 mW. Complex experiments are
presented in [7]–[10], for which the TIA plays only a minor
role; their BER results are achieved using power-hungry digital
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signal processing techniques involving FFE and DFE. Further-
more, one of [9]’s results is achieved using an avalanche photodi-
ode, whereas [10] used an Erbium-doped optical fiber amplifier
with 25 dB gain in front of the photodiode to significantly boost
the received input power.
VI. CONCLUSION
We have presented a TIA for 64 Gb/s PAM-4 optical links,
implemented in 0.13 µm SiGe BiCMOS with a power consump-
tion of 180 mW. During the design of the TIA, we have taken
into account the challenges related to the use of PAM-4, i.e.,
increased susceptibility to noise, ISI, and receiver nonlinearity.
A digital gain controller enables the switching between four
discrete gain modes, thereby allowing a trade-off between sen-
sitivity and linearity. Furthermore, the transimpedance gain of
the input stage can be varied with little effect on the relative ISI
magnitude. Compared to our previous contributions, we were
able to improve the dynamic range of [13] and the sensitivity
of [13], [14], due to the inclusion of gain control, as well as the
redesigned input stage. The TIA performance was experimen-
tally validated using BER measurements. The raw BER limit
of 10−3 is achieved for OMAs between −7 dBm and at least
−0.2 dBm. Moreover, TIA parameters were extracted from the
measurements and fed into a simplified model, the results of
which closely match the measured BER in the linear region.
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